Example of A Microprogrammed Computer

The purpose of this example is to demonstrate some of the concepts of microprogramming. We are going to create a simple 16-bit computer that uses three buses A, B, and C. Bus C receives its input from the ALU and provides an output to all registers. Buses A and B provide inputs to the ALU from the registers. The following figure illustrates the CPU's bus and register structure.



All registers apart from the memory address register are connected to Bus, B but only some registers are connected to bus C.

The computer has two general-purpose registers R0 and R1, and three instruction registers I0, I1 and I2. The three instruction registers are an unusual feature of this processor.

The program and data memory has three dedicated registers. There is a memory address register, MAR, and two memory buffer registers, MBR_read and MBR_write, The difference between the two MBRs is that MBR_read receives data from memory during a read cycle, and MBR_write provides data to memory in a write cycle. The use of separate read and write MBRs simplified control and multiplexing arrangements.

A key feature of the ISA (instruction set architecture) of this processor is that all instructions are three words long and consist of an op-code, an address, and an operand. Both the address and operand are 16 bits wide. This arrangement solves the problem of operand range (it's the same as the register width), and addressing range (the full 16-bit address space is supported). Each instruction is, therefore 48 bits in total and must be read as three consecutive words. Many instructions will not need all 48 bits and, therefore, the architecture does not use program space efficiently.

The forms of the instructions supported are given as follows. Note that the destination operand is first (leftmost) and is in **bold** font.

Register-to-register:	MOVE	R0 , R1,	ADD	R0, R0,R1
Register-to-memory:	MOVE	0x1234, R0,	ADD	0x1234, R0
Memory-to-register:	LOAD	R0, 0x1234,	ADD	R0 ,0x1234
Indexed memory:	MOVE	R0,0x1234(R1)		
Literal:	ADD I	RO, #0x1234		

The classes of instruction are:

- Data movement
- Program flow control: JMP 0x1234, JMP R0, JMP 0x1234 (PC), JMP 0x1234 (PC, R0)
- Data processing: Arithmetic, shift, logical, compare
- Conditional branch

The instruction format is:

Bits Function

- 15 13 Predicate
- 12-10 Instruction class
- 9-8 Source register
- 7 6 Destination register
- 5-2 Instruction parameter
- 1 0 Constant 0 to 3

The control signals are:

- Memory: read, write
- Registers: 9 clock, 11 tri-state enables
- ALU: 4 function selects.

The next figure shows the structure of the computer with the bus control and ALU signals.



The fetch cycle

The fetch phase of each instruction requires the reading of three consecutive words, even if the instruction does not need all three words. If we assume that the contents of the PC point to the next instruction to be fetched, the fetch phase can be represented in register transfer language, RTL, as:

The notation [R0] means the contents of register R0, and the notation [0x1234] means the contents of memory location 0x1234. The notation [[R0]] means the contents of memory whose address is given by the content's of register R0. This is, of course, register-indirect addressing.

Note that the PC is incremented by 1 rather than 2 because this is a 16-bit word-addressed machine. Individual bytes cannot be accessed.

We can represent these operations in terms of control signals as:

 $\begin{array}{l} E_{PC_B}, F(pass), C_{MAR} \\ Read, C_{MBR_read} \\ E_{MBR_read_B}, F(pass), C_{IR0} \\ E_{PC_B}, F(pass), C_{MAR} \\ Read, C_{MBR_read} \\ E_{MBR_read_B}, F(pass), C_{IR1} \\ E_{PC_B}, F(pass), C_{MAR} \\ Read, C_{MBR_read} \\ Read, C_{MBR_read} \\ E_{MBR_read_B}, F(pass), C_{IR2} \end{array}$

Note that in the above microinstruction sequence, the same three microoperations are repeated three times and the only difference in each case is which destination instruction register is clocked.

The Execute Phase

Having fetched the instruction as three words, the next step is to execute it. Let's look at a few operations.

ADD **R0**, R1 defined as $[R0] \leftarrow [R0] + [R1]$

In this case, we only have to copy R0 and R1 to the B and C buses, set the ALU function code to add, and then clock R0; that is E_{R0_B} , E_{R1_C} , F(add), C_{R0}

Suppose the instruction had been ADD **R0**, P. In this case, we would have to obtain memory address P from instruction register IR1 and use it to access memory; that is,

$[MAR] \leftarrow [IR1]$; Copy the address in IR1 to the memory address register
$[MBR_{read}] \leftarrow [[MAR]]$; Read from memory into the MBR
$[R0] \leftarrow [MBR_{read}] + [R0]$; Add the data from memory to R0 and store the result in R0

The sequence of microoperations corresponding to these machine level instruction are:

$$\begin{split} & E_{IR1_B}, \, F(pass), \, C_{MAR} \\ & Read, \, C_{MBR_read} \\ & E_{R0_B}, \, MBR_{read_C}, \, F(add), \, C_{R0} \end{split}$$

Let's consider a more adventurous ADD R0, (R1, 0x1234). In this case we are using address register indirect with indexing. The index value is in register IR2.

The RTL form of the instruction is $[R0] \leftarrow [R0] + [[R1] + [IR2]]$. We first have to add together the contents of pointer register R1 and instruction register IR2 that contains the offset.

E_{IR2} B, E_{R1} C, F(add), C_{IR2}	; This sequence ends with the operand address in IR2
E_{IR2_B} , F(pass), C _{MAR}	; now proceed as before and pass the address to the MAR
Read, C _{MBR_read}	; read the actual operand
E_{R0_B} , EMR_{read_C} , $F(add)$, C_{R0}	; and add it to R0

Literal Operations

Finally, consider an operation with a literal. The instruction ADD **R0**, 0×1234 is represented in RTL by [R0] $\leftarrow 0x1234$.

Implementing this instruction couldn't be easier, because it is the same as adding two registers, except that one register is instruction register IR2. That is, is E_{R0_c} , E_{IR2_B} , F(add), C_{R0}

Store Literal

Now consider a store literal indexed in memory that uses two constants. In this case, we are going to load a 16-bit constant onto 16-bit memory with STORE (0×1234 , R0), 0×5678 . The RTL version is [[R0] + 0×1234] $\leftarrow 0 \times 5678$. Here we use both instruction registers IR1 and IR2 that contain the address and the constant (offset), respectively.

 $\begin{array}{ll} E_{IR2_B}, \, E_{R0_C}, \, F(add), \, C_{MAR} \\ E_{IR1_B}, \, F(pass), \, C_{MBR_write} \\ Write \end{array} ; This gives us the operand address of R0 + IR2 in the memory address register is put the literal that's in IR1 in the memory buffer register for writing ; and write to memory \\ \end{array}$

Branch and Jump Operations

Branch and jump operations all lead to the reloading of the program counter. In general (but not exclusively) the term branch tends to indicate a program-counter relative branch, whereas a jump tends to mean a jump to an absolute address.

The program counter can be loaded from instruction register IR1 (absolute jump), a data register (register indirect jump), program counter plus the offset in IR2 (relative address), or even program counter plus register (program counter register indirect). Moreover, we can make loading the program counter dependent on the condition codes to provide conditional branches or jumps.

Let's consider a conditional program counter relative branch of BEQ target which is expressed as

IF Z THEN $[PC] \leftarrow [PC] + [IR2]$

The sequence of microoperations for this instruction is remarkably simple.

E_{IR2_B} , E_{PC_C} , F(add), IF Z = 1 THEN C_{PC}	; This generates a new target address and
	; clocks the PC if the Z-bit is set.

Extending the Processor

We can extend the processor in two simple ways to increase its flexibility. First, we are going to give it a return address register, Ret, to allow returns from a subroutine, and, second, we are going to add a stack pointer. The return address register will be used in the same way as ARM's r14, the link register.



We have created a stack pointer, SP, that can be loaded from the A bus by clocking C_{SP} . Similarly, the stack pointer's output can be deposited on the B bus by enabling bus control E_{SP_B} . The stack pointer is an up/down counter with up-clock and a down-clock inputs. These two clock inputs allow us to increment it, and to decrement it, respectively.

The return address register is used to store subroutine return addresses. Consider the instruction pair CALL target and RETURN. The RTL forms of these instructions are:

CALL target: [Ret] \leftarrow [PC]; [PC] \leftarrow [PC] + [IR2]; Save PC and branch to PC plus offset

RETURN: $[PC] \leftarrow [Ret]$

We can implement these two instructions in terms of the following microoperations.

CALL target:	E_{PC_B} , F(pass), C _{Ret} E_{IR2_B} , E_{PC_C} , F(add), C _{PC}	;save return address ;jump to new address
RETURN:	E _{Ret_B} , F(pass), C _{PC}	;restore return address to PC

Push and Pull Operations

We can load and store the contents of the stack pointer using any of the microoperation sequences we used for the same operations on the R0 and R1 registers; all we need do is exchange R0 to SP, etc. Here we are ging to implement PUSH R0 and PULL R0 operations. We assume a full descending stack; that is the stack pointer points at the top item on the stack and that the stack pointer grows upwards to low addresses and is decremented before pushing and incremented after popping.

PUSH R0 is defined in RTL as $[SP] \leftarrow [SP] - 1; [[SP]] \leftarrow [R0]$

PULL R0 is defined in RTL as; [R0] \leftarrow [[SP]]; [SP] \leftarrow [SP] + 1

The microoperations required to implement these are:

PUSH	R0:	C _{SP_down}	; decrement the stack pointer
		E _{SP_B} , F(pass), C _{MAR}	; SP to MAR for memory write
		E _{R0_B} , F(pass), C _{MBR_write}	; R0 to MBR for memory write
		Write	; do the write and push R0
PULL	R0:	E_{SP_B} , F(pass), C _{MAR} , C _{SP_up}	; SP to MAR for memory read, and post increment SP
		Read, C _{MBR_read}	; read memory and clock top of stack into MBR
		$E_{MBR_read_B}$, F(pass), C_{R0}	; MBR to R0

Subroutine Call and Return Using the Stack

Now let's implement the traditional CISC-style instructions JSR target, and RTS that perform a subroutine call and return by pushing the return address on the stack (call) and pulling the return address off the stack (return). Some CISC processors used an absolute address with a JSR, rather than a program counter relative address. We can easily do this because all instructions have a 16-bit address field.

The RTL forms of these two instructions are:

JSR target: $[SP] \leftarrow [SP] - 1$; $[[SP]] \leftarrow [PC]$; $[PC] \leftarrow [IR1]$; Save PC and load target address in PC to call

RTS: $[PC] \leftarrow [[SP]]; : [SP] \leftarrow [SP] + 1$

We can implement these in terms of the following microoperations.

JSR target:	et: C _{SP_down}	; decrement the stack pointer	
	$E_{SP B}$, F(pass), C_{MAR}	;SP to MAR for memory write	
	E _{PC0 B} , F(pass), C _{MBR write}	;PC to MBR for memory write	
	Write	; do the write and push R0	
	E _{IR1_B} , F(pass), C _{PC}	;jump to new address	
RTS:	E_{SP_B} , F(pass), C _{MAR} , C _{SP_up} Read, C _{MBR_read} E _{MBR_read_B} , F(pass), C _{PC}	;SP to MAR for memory read, and post increment SP ;read memory and clock top of stack into MBR ;MBR to PC	